

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
31 December 2003 (31.12.2003)

PCT

(10) International Publication Number  
**WO 2004/001605 A1**

(51) International Patent Classification<sup>7</sup>: **G06F 12/02, 3/06**

OX Basyonotsuji Building, 3-16, Ichiban-cho, 3-chome,  
Aoba-Ku, Sendai-Shi, Miyagi 980-0811 (JP).

(21) International Application Number:

PCT/JP2003/007672

(74) Agent: **KIMURA, Mitsuru**; 2nd Floor, Kyohan Build-  
ing, 7, Kandanshiki-cho 2-chome, Chiyoda-ku, Tokyo  
101-0054 (JP).

(22) International Filing Date: 17 June 2003 (17.06.2003)

(25) Filing Language:

English

(81) Designated State (*national*): US.

(26) Publication Language:

English

(84) Designated States (*regional*): European patent (AT, BE,  
BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU,  
IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

(30) Priority Data:  
2002-178674

19 June 2002 (19.06.2002) JP

(71) Applicant (*for all designated States except US*): **TOKYO  
ELECTRON DEVICE LIMITED** [JP/JP]; 1, Hi-  
gashikata-cho, Tsuzuki-ku, Yokohama-shi, Kanagawa  
224-0045 (JP).

**Published:**


- with international search report
- before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): **KIKUCHI, Syuichi**  
[JP/JP]; c/o TOKYO ELECTRON DEVICE LIMITED,

*For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.*

(54) Title: **MEMORY DEVICE, MEMORY MANAGING METHOD AND PROGRAM**



(57) **Abstract:** Disclosed is a memory device which is not easily deteriorated and a memory managing method which does not easily deteriorate a memory device. A physical address is given to a memory area of a flash memory (11) page by page. When supplied with to-be-written data and a logical address where the data is to be written, a CPU (121) writes this data in a page indicated by a write pointer. The correlation between the physical address and the logical address of the page is stored in a RAM (123) in the form of BPT (Block Pointer Table). At the time of reading, the CPU (121) that has been supplied with the logical address searches the BPT to specify a physical address associated with that logical address and reads data from that page which is given the specified physical address. Flash erasing of a block is executed when the number of empty blocks becomes equal to or smaller than a predetermined number.